

# 1 The LHCb Vertex Locator Upgrade

## 2 Edgar Lemos Cid<sup>1</sup>, Pablo Vazquez Regueiro on behalf of the LHCb Collaboration

- 3 Universidade de Santiago de Compostela
- 4 Dpto de Física de Partículas, Facultade de Física, Calle Xosé María Suárez Núñez, s/n. Campus
- 5 Vida, C.P.: 15782, Santiago de Compostela, A Coruña, Spain
- 6 E-mail: edgar.lemos@usc.es

7 The Vertex Locator (VELO) surrounding the interaction region is used to reconstruct the 8 collision points (primary vertices) and decay vertices of long-lived particles (secondary vertices) 9 of the LHCb experiment. The VELO detector will be changed for the upgrade of the LHCb 10 experiment to be able to run at 5 times higher instantaneous luminosity. The modules will be 11 equipped with 4 silicon hybrid pixel tiles, each read out by 3 VeloPix ASICs. The highest 12 occupancy ASICs will sustain rates of 900 Mhit/s and produce an output data rate of over 15 13 Gbit/s, with a total rate of 2.9 Tbit/s anticipated for the whole detector. The VELO modules are 14 located in vacuum, separated from the beam vacuum by a thin custom made foil. The foil will be 15 manufactured through a novel milling process and possibly thinned further by chemical etching. 16 The front-end hybrid hosts the VeloPix ASICs and a GBTx ASIC for control and 17 communication. The hybrid is linked to the the Opto-and-Power Board (OPB) by 60 cm 18 electrical data tapes running at 5 Gb/s. The tapes must be vacuum compatible and radiation hard 19 and are required to have enough flexibility to allow the VELO to retract during LHC beam 20 injection. The OPB is placed immediately outside the VELO vacuum tank and performs the 21 opto-electrical conversion of control signals going to the front-end and of serial data going off-22 detector. The board is designed around the Versatile Link components developed for high-23 luminosity LHC applications. From the OPB the detector data are sent through 300 m of optical 24 fibre to LHCb's common readout board (PCIe40). The PCIe40 is an Altera Arria10-based PCI-25 express control and readout card capable of 100 Gb/s data throughput. The PCIe40 firmware is 26 designed as a series of common components with the option for user-specific data processing. 27 The common components deal with accepting the input data from the detector over the GBT 28 protocol, error-checking, dealing with reset signals, and preparing the data for the computing 29 farm. The VELO specific code would, for example, perform clustering of hits and time 30 reordering of the events scrambled during the readout. An additional challenge of the sensor 31 design is the non uniform nature of the radiation damage, which results in requiring a guard ring 32 with excellent high voltage control. The performance of the prototype sensors has been 33 investigated in a test beam, exploring tests of irradiated samples.

- 34 The 26th International Workshop on Vertex Detectors Vertex 2017
- 35 10-15 September, 2017
- 36 Las Caldas, Asturias, Spain

<sup>&</sup>lt;sup>1</sup> Speaker

<sup>2 ©</sup> Copyright owned by the author(s) under the terms of the Creative Commons

<sup>3</sup> Attribution-NonCommercial-NoDerivatives 4.0 International License (CC BY-NC-ND 4.0).

#### 37 1. Introduction

LHCb experiment is single-arm spectrometer designed to study CP-violation and search 38 39 for New Physics phenomena in the heavy flavour (beauty and charm) quark sector. The detector consists of a tracking system (VELO and ST), two RICH detectors for particle identification, 40 41 electromagnetic and hadronic calorimeters and a muon system [1]. The experiment has been running successfully since 2009, producing a variety of results. LHCb will be upgraded to 42 43 further the physics performance during the Long Shutdown 2 (LS2), currently scheduled for 2019–2020 [2]. The luminosity will increase to  $2 \times 10^{33}$  cm<sup>-2</sup> s<sup>-1</sup>, which is a factor five larger 44 45 than present. Thanks to a more efficient software trigger, this will lead to an increase of the yield by a factor 10 to 20, depending on the process of interest. We will improve considerably the 46 trigger efficiency on hadronic channels and on rare decay and we will expand the scope to the 47 lepton flavour sector, electroweak physics, QCD and exotics searches. 48

The current limitation of LHCb is the 1 MHz L0 hardware trigger output. So, we will remove this trigger and readout an event at every bunch crossing (40 MHz) using an efficient fully software trigger. This requires new front-end electronics and new DAQ system. In figure 1, we show the general components for the upgrade that would be common for all the LHCb subdetectors.



54 **Figure 1:** LHCb general components for the upgrade.

# 55 2. Current Vertex Locator (VELO)

The main task of the VELO is to enable LHCb to reconstruct and trigger on displaced vertices. The VELO surrounds the interaction region and consists of an array of silicon-strip sensors with a pitch of 40-100  $\mu$ m with the first sensitive strip at 8.2 mm from the beam. The current VELO detector consists of 42 modules each equipped with two silicon strip sensors:

Edgar Lemos Cid

#### 6 The LHCb Vertex Locator Upgrade

60 with one sensor the radial and with the other the azimuthal angle is measured (figure 2). The 61 detector is divided in two moveable halves, which allows to retract each of them by 3 cm during 62 injection and tuning of the LHC beams. Once the beam conditions are stable, the halves are 63 closed and centred around the luminous region. The VELO is contained within a secondary 64 vacuum, separated from the main beam by a 300  $\mu$ m RF foil and is cooled by CO<sub>2</sub>, keeping the 65 silicon strips at an operational temperature of ~-7 °C.



66 **Figure 2:** Picture of current VELO modules.

## 67 **3. VELO upgrade**

For the upgrade, the present VELO will be replaced by hybrid pixel detectors with planar 68 69 silicon sensors [3]. As with the current VELO, the upgraded detector will be composed of two halves, which can be moved apart during beam injection and then returned to their nominal 70 71 operating positions. Each half (figure 3) consists of a bank of 26 modules with a power disipation ~28 W each, separated from the LHC vacuum using a 250 um RF foil. The closest 72 73 distance of the active silicon to the LHC beam will be reduced from 8.2 mm of the current 74 VELO to 5.1 mm for the upgrade. A 200 µm n-on-p thinner silicon sensor will be bump bonded to a custom made VeloPix ASIC. The sensors and the ASICs have to carried with a non uniform 75 dose (~r<sup>-2.1</sup>) up to 400 Mrads for full lifetime. The readout chain of the VeloPix had to 76 77 accomplish with the huge data bandwith, up to 20 Gbit/s for the central ASIC.

78 In the next subsection, the VELO components would be descrived:

- 79 RF foil.
- 80 VELO Module.
- 81 ° Sensors.
- 82 VeloPix ASIC.
- 83 Electronics.

• MiniDAQ.

8

• Cooling system.



86 Figure 3: VELO half.

# 87 **3.1 RF foil**

Each VELO-half is surrounded by an RF foil that separates the ultra-high vacuum of the beam volume from the secondary vacuum of the VELO (figure 4). RF foil is milled from a single aluminium block, termally stable, conductive (guide the mirror currents and shield the detectors from possible RF pick-up) and radiation hard. Final model will be 250 µm uniformly thick to reduce the material budget. In figure 4, we show a prototype of the RF foil.



93 Figure 4: Prototype of the RF Foil.

#### 94 **3.2 VELO Module**

95 In figure 5, we present an illustration of the VELO module. Each module is formed by a 96 200 µm n-on-p silicon sensors bump bonded to a custom made VeloPix ASICs and the 97 electronics to control and readout the chip. The module layout of the sensors is an L shape geometry with four sensor tiles, two on each side. Each tile consists of three Velopix ASICs 98 99 connected to a sensor. The VeloPix, based on the Timepix3, consists of a matrix with 256x256 100 pixels with a pixel size of 55x55  $\mu$ m<sup>2</sup>. The VeloPix is thinned to 200  $\mu$ m to reduce the material 101 budget and it is made in 130 nm CMOS technology. The ASICs are mounted on a cooling substrate of silicon to reduce the CTLE mismatch, etched with internal CO<sub>2</sub> microchannels, on 102 103 which are also mounted the hybrid boards which provide the low and high voltage power and the control and readout communication. After the hybrid module we have all the rest of 104 105 connectivity and electronics: flex cables, vacuum feed-through board and opto-and-power 106 board.



107 Figure 5: VELO module.

#### 108 **3.2.1 Sensors**

109 The sensors will be 200  $\mu$ m thick n-on-p silicon pixel (~43x14 mm) bump bonded to three 110 ASICs to mimimize the dead regions. A range of prototype sensor from Hamamatsu (HPK) and 111 Micron had been tested using the Timepix3 telescope before and after irradiation with protons 112 and neutrons in different facilities [4]. Apart from the non-uniform radiation damage, the sensors 113 have to been with the neutrons

- 113 have to keep with the next benchmarks:
- High enough charge collection efficiency after irradiation (6000 e<sup>-</sup>).
- Tolerate high bias voltage (1000 V).
- High cluster finding efficiency after irradiation.

## 117 **3.2.2 VeloPix Asic**

The VeloPix Asic is a 130 nm CMOS technology chip based on Timepix3 [5]. The readout architecture is data driven, zero suppressed, continuous, binary and tigger-less. The power consumption per chip is < 2W. The chip is optimised for electron collection, radiation tolerant up to 400 Mrad and protected from single event effects. The highest occupancy chips will have hit rates up to 900 Mhits/s/chip and produce rates over 15 Gbit/s. So, a dedicated output
serialiser had been implemented using four Gigabit Wireline Transmitter (GWT) at 5.12 Gbit/s.
Moreover, to reduce the data rate, a super pixel common logic and layout have been
implemented using 2 col x 4 row pixels. The first VeloPix ASIC design was received in
September 2016. After a extensive tesing, a new version of the design was send in July 2017.

Measurements of the first prototype were taken using the Speedy PIxel Detector Readout (SPIDR)-readout system and with the first prototypes of the real system. All digital and analogue functionality has been validated and conforms the specifications. Low temperature up to -40°C have been tested in a climatic chamber. A wafer probe card have been designed and successful tesed.

A Total Ionzing Dose test had been done with a X-ray machine at Glasgow University in December 2016. We irradiated the chip up to 400 Mrad with no change in digital power consumption and no drift in analogue parameters as pixel thresholds, noise and global DACs.

A high speed beam test had been done in Fermilab with 5 planes VeloPix telescope withrates up to 300 Mtracks/s.

Single Event Effects test have been conducted at the Heavy Ion Irradiation Facility (HIF) in Louvain-Le-Nueve using different types and angles of heavy ions. The first aim of the test was to determine the cross-section for single event upset (bit-flip) in the chip registers. But we found some issues: Single Event Latch-up (SEL), Large cross-section for the SLVS receiver and small design flaws in the state machines. We have corrected this issues and sent a new design for production.

In terms of high speed test of the GWT transceiver, we found excesive jitter due to the too much cyle-to-cyle period variation of the internal 320 MHz clock that comes form the noise in the VCC and GND bouncing. We lowered the error rate to almost zero by tuning an internal clock phase. For the next version, we have added extra on-chip decoupling, splitting of internal supplies in ePLL, shorter bond wires and add external decoupling; and smaller and slower clock buffers (smaller current peaks, and spread in time and small penalty in clock skew, hence timewalk) to eliminate the jitter.

#### 148 **3.2.3 Electronics**

149 The schematic of the electronics is show in figure 6 [6]. The first electronic part of the VELO module is the front end hybrid (figure 7). Each VELO module has two hybrids. Each 150 hybrid is made of one GBTx chip and two silicon pixel sensors bump bonded to 3 VELO 151 ASICs. One option being considered for the hybrid design is to split it in 3 pieces (Two for 152 sensors and one for GBTx). This 3 pieces option is less rigid than a single module, so less 153 sensitive to deformation, fewer layers, less area and Cu; but, it has more connectors. The hybrid 154 is connected to a flex tape, designed at CERN and USC, firt prototypes were produced at CERN 155 and now in industry. This flex cable have to carry with the movement of the detector,  $\sim 5\%$  of 156 the cable length, transmit high-speed signals and have low material budget. A differential strip is 157 been used as a transmission line. In the exit side of the cable, we use a vacuum feed through 158 159 board to take out of the vacuum the power, control and DAO signals. A special vacuum flange was designed for this purpose (figure 7). The feedthrough is connected outside of the vacuum 160 with an opto-and-power board. This board supply the low voltage to the hybrid and convert the 161 electrical signals from the hybrid to optical signal and viceversa. The power supply distribution 162

163 is done using CERN FEASTMP radiation hard DC-DC converters. For the optical conversion a

164 cern radiation hard VTRx and VTTx componets are used. The opto-and-power board are

165 connected to main low voltage power supplies and to the control and DAQ system prototype

166 (MiniDAQ).



167 **Figure 6:** VELO electronics schematic.





# 169 **3.3 MiniDAQ**

The DAQ controls the hybrid (SOL40) and acquires and processes the data (TELL40) 170 using a FPGA [7]. The SOL40 system uses the LHCb standard protocol (GBT) to communicate 171 with the GBTx ASIC while the TELL40 system uses the VELO specific protocol (GWT) to 172 receive data from the VeloPix ASIC. The TELL40 is in charge of collecting, decoding, 173 174 reordering, processing and packing the incoming data before being sent to the computer network. Due to the specific protocol and the out of order arrival of data, the VELO detector has 175 much more specific code inside the LHCb common framework (figure 8) than other detectors. 176 A prototype version (MiniDAQ) of the final system has been tested while the final one is under 177 development. 178



179 **Figure 8:** TELL40 scheme of the MiniDAQ.

#### 180 **3.4 Cooling system**

Each module of the upgraded VELO detector dissipates 28W and the full detector 1.6 kW. It is needed to keep the sensors bellow -20°C to minimize the radiation damage. Moreover, the cooling system must operate close to the beam and in vacuum. So, different options of cooling are under investigation to meet this specification [8].

## 185 3.5 Conclusion

In the Long Shutdown 2 (LS2), a new VELO detector will upgrade the current one from a
silicon strip to a silicon pixel detector. The new VELO will have significant improvements over
the present:

- Greater radiation tolerance.
- Increased Readout Rate (1 MHz to 40 MHz).
- Better impact resolution (Closer to Beam).

Prototypes for all components have been produced and are under testing. We are testing the sensors quality in terms of irradiation tolerance, maximum bias voltage and efficiency after irradiation, using test beam telescopes. The VeloPix ASIC has been tested, redesigned and a new version was submitted. The readout electronics and data transmission is under test to verify the specifications of the high speed signals. Different cooling systems have been proposted and we will use the micro-channel cooling one.

The production, reception, qualification and assembly steps are moving in parallel becauseour schedule is tight.

200

#### 201 References

- 202 [1] LHCb collaboration, The LHCb Detector at the LHC, 2008 JINST 3 S08005.
- 203 [2] LHCb collaboration, Framework TDR for the LHCb Upgrade, CERN-LHCC-2012-007 (2012).
- 204 [3] LHCb Collaboration, LHCb VELO Upgrade Technical Design Report, CERN-LHCC-2013-021.
- [4] E. Buchanan, The LHCb Vertex Locator (VELO) Pixel Detector Upgrade, 2017 JINST 12 C01013,
   in Proceedings of the Pixel 2016 International Workshop, Sestri Levante, Genova, Italy, September
   5 September 9, 2016.
- [5] T. Poikela, The VeloPix ASIC, in Topical Workshop on Electronics for Particle Physics, Karlsruhe
   Institute of Technology (KIT), Karlsruhe, Germany, 26–30 September 2016
- [6] A. Fernandez Prieto, Validation of the Front-End Electronics and Firmware for LHCb Vertex
   Locator, in Topical Workshop on Electronics for Particle Physics, Santa Cruz Institute for Particle
   Physics (SCIPP), UC Santa Cruz, EEUU, 11–15 September 2017.
- 213 [7] O. Augusto De Aguiar Francisco, Microchannel Cooling techniques at LHCb, Vertex 2017
- 214 International Workshop, Las Caldas, Asturias, Spain, September 10-15, 2017.