PoS - Proceedings of Science
Volume 309 - The 26th International Workshop on Vertex Detectors (Vertex 2017) - Posters
The VeloPix ASIC test results
E. Lemos Cid*, P. Vázquez Regueiro  on behalf of the LHCb collaboration
Full text: pdf
Pre-published on: July 31, 2018
Published on: December 05, 2018
LHCb is a dedicated experiment searching for new physics by studying CP violation and rare decays of b and c quarks. The LHCb silicon vertex detector (VELO) is a crucial component of the experiment. The detector provides precision space points close to the interaction point and thus used to reconstruct b decay vertices, in both the trigger and offline track reconstruction as well as being an important part of the tracking system. In order to match the upgraded LHCb readout system, which aims at a trigger-free read-out of the entire detector at the bunch-crossing rate of 40 MHz, all silicon modules and electronics must be replaced. The upgraded VELO will be a hybrid pixel detector (55x55 um pitch), read out by the VeloPix ASIC derived from the Timepix3. The sensors and ASICs will approach the interaction point to within 5.1 mm and be exposed to a radiation dose of up to 370 Mrad. The hottest ASICs must sustain pixel hit rates of more than 900 Mhits/s and produce an output data rate of over 15 Gbit/s, adding up to 2.8 Tbit/s of data for the whole VELO.
This paper will present an overview of the tests performed on the first version of the VeloPix, issues found and solutions. All digital and analogue functionality has been validated and conforms to specifications. Low temperature operation was verified and tests with a probecard were successful. Total Ionising Dose irradiations have been carried out with irradiation up to 400 Mrad which resulted in no change in digital power consumption and no drift in analogue parameters. Two test beams have been carried out. One to cross-check the synchronization, high rate capabilities and tracking performance using 5 VeloPix planes in a telescope at rates up to 300 Mtracks/s. Another one for time-walk studies using the Timepix3 telescope. Jitter on the clock that is used for the 4.8 Gbits/s serialiser generates erroneous packets, which can be reduced by adding decoupling outside of the chip and tuning the internal clock phase. Four sessions of Single Event Effects testing have been carried out in the Heavy ion facility in Louvain-la-Neuve. We found unexpected Single Event Latch-up (SEL), large cross section for the reset circuit and some small design flaws. To solve/mitigate SEE and jitter issues a second version of the VeloPix will be submitted. This poster will describe the architecture of the VeloPix chip, the test results and design changes that have been implemented.
DOI: https://doi.org/10.22323/1.309.0052
How to cite

Metadata are provided both in "article" format (very similar to INSPIRE) as this helps creating very compact bibliographies which can be beneficial to authors and readers, and in "proceeding" format which is more detailed and complete.

Open Access
Creative Commons LicenseCopyright owned by the author(s) under the term of the Creative Commons Attribution-NonCommercial-NoDerivatives 4.0 International License.