PoS - Proceedings of Science
Volume 313 - Topical Workshop on Electronics for Particle Physics (TWEPP-17) - Programmable Logic Design Tools and Methods
Clock and Trigger Distribution for ALICE Using the CRU FPGA Card
J. Imrek*  on behalf of the ALICE collaboration
Full text: pdf
Pre-published on: March 05, 2018
Published on: March 20, 2018
Abstract
ALICE is preparing a major upgrade for 2021.

Subdetectors upgrading their counting room DAQ electronics will use a common hardware to receive physics data: the Common Readout Unit (CRU). The same CRU will also distribute the LHC clock and trigger to many of the upgrading subdetectors (to ~7800 front end cards).

Requirements are strict: for the clock the allowed jitter is typically <300ps, and <20ps for timing critical subdetectors; the allowed variation of skew is typically <1ns, and <100ps for timing critical subdetectors. A constant latency for distributing the trigger is a must.

A novel approach to implement clock forwarding -- using only the internal PLLs of the CRU's onboard FPGA, without using an external jitter clener PLL -- is presented.
DOI: https://doi.org/10.22323/1.313.0080
How to cite

Metadata are provided both in "article" format (very similar to INSPIRE) as this helps creating very compact bibliographies which can be beneficial to authors and readers, and in "proceeding" format which is more detailed and complete.

Open Access
Creative Commons LicenseCopyright owned by the author(s) under the term of the Creative Commons Attribution-NonCommercial-NoDerivatives 4.0 International License.