Volume 343 - Topical Workshop on Electronics for Particle Physics (TWEPP2018) - Posters
A 130 nm CMOS PLL for Phase-II ATLAS-MDT TDC
F. Resta*, A. Pipino, M. De Matteis, A. Baschirotto, H. Kroha, R. Ricther, O. Kortner, J. Zhu and J. Wang
Full text: pdf
Pre-published on: May 24, 2019
Published on: July 25, 2019
Abstract
The high luminosity and interaction rate expected from the planned High Luminosity-Large
Hadron Collider (HL-LHC) upgrade require a replacement and improvement of the ATLAS
Muon-Drift-Tube (MDT) read-out electronics. This paper presents a Phase Locked Loop (ePLL)
intended to be used inside the improved Time-to-Digital Converter (TDC), which digitizes the
arrival time and charge amplitude information. Starting from a 40 MHz input clock, the ePLL
provides output clocks of 160 MHz and 320 MHz with a phase resolution of 11.25° and 22.5°,
respectively. The prototype, integrated in 130 nm CMOS technology, has 0.02 $mm^2$ of area and
1.2V of supply voltage.
DOI: https://doi.org/10.22323/1.343.0092
How to cite

Metadata are provided both in "article" format (very similar to INSPIRE) as this helps creating very compact bibliographies which can be beneficial to authors and readers, and in "proceeding" format which is more detailed and complete.

Open Access