Main Image
Volume 343 - Topical Workshop on Electronics for Particle Physics (TWEPP2018) - Posters
A 130 nm CMOS PLL for Phase-II ATLAS-MDT TDC
F. Resta,* A. Pipino, M. De Matteis, A. Baschirotto, H. Kroha, R. Ricther, O. Kortner, J. Zhu, J. Wang
*corresponding author
Full text: pdf
Pre-published on: 2019 May 24
Published on: 2019 July 25
The high luminosity and interaction rate expected from the planned High Luminosity-Large
Hadron Collider (HL-LHC) upgrade require a replacement and improvement of the ATLAS
Muon-Drift-Tube (MDT) read-out electronics. This paper presents a Phase Locked Loop (ePLL)
intended to be used inside the improved Time-to-Digital Converter (TDC), which digitizes the
arrival time and charge amplitude information. Starting from a 40 MHz input clock, the ePLL
provides output clocks of 160 MHz and 320 MHz with a phase resolution of 11.25° and 22.5°,
respectively. The prototype, integrated in 130 nm CMOS technology, has 0.02 $mm^2$ of area and
1.2V of supply voltage.
Open Access
Creative Commons LicenseCopyright owned by the author(s) under the term of the Creative Commons Attribution-NonCommercial-NoDerivatives 4.0 International License.