RD53A: a large scale prototype for HL-LHC silicon pixel detector phase 2 upgrades

Ennio Monteil on behalf of the RD53 Collaboration

Università di Torino and INFN
E-mail: ennio.monteil@cern.ch

The Phase 2 upgrades of silicon pixel detectors at HL-LHC experiments feature extreme requirements, such as: 50x50 µm pixels, high rate (3 GHz/cm²), unprecedented radiation levels (1 Grad), high readout speed and serial powering. As a consequence a new readout chip is required.

In this framework the RD53 collaboration submitted RD53A, a large scale chip demonstrator designed in 65 nm CMOS technology, integrating a matrix of 400×192 pixels. It features design variations in the analog and digital pixel groups for testing purposes. An overview of the building blocks will be given together with test results on single chips.

Topical Workshop on Electronics for Particle Physics (TWEPP2018)
17-21 September 2018
Antwerp, Belgium

*Speaker.
†The RD53 Collaboration: ²M.B.Barbero ²D.Fougeron ²S.Godiot ²M.Menouni ²P.Pangaud ²A.Rozanov ²P.Breugnon ²M.Bomben ²G.Calderini ²F.Crescioli ²O.Le Dortz ²G.Marchiori ²D.Zahimi ²F.E.Karbi ²H.Krüger ²M.Daas ²Y.Dieter ²T.Hemperick ²F.Hugging ²K.Moustakas ²D.Pohl ²P.Rymaszewski ²M.Standke ²M.Vogt ²T.Wang ²N.Wermes ²M.Karagounis ²A.Stiller ²C.Marzocca ²G.De Roberti ²F.Loddo ²F.Licciulli ²A.Andreazza ²V.Liberali ²A.Stabile ²L.Frontini ²M.Bagatini ²D.Bisel ²S.Gerardin ²S.Mattiazzo ²A.Paccagnella ²D.Vogris ²S.Bonaldo ²N.Bacchetta ²L.Gaioli ²F.De Canio ²M.Manghisoni ²V.Re ²E.Riceputi ²G.Traversi ²L.Ratti ²C.Vacchi ²K.Androsov ²R.Beecherle ²G.Magazu ²M.Minuti ²F.Morsani ²F.Palla ²S.Poullos ²G.M.Bilei ²P.Menichelli ²S.Maroni ²P.Piacicci ²G.Dellacasa ²N.Demaria ²G.Mazza ²E.Monteil ²L.Pacher ²A.Paternò ²A.Rivetti ²M.Da Rocha Rolo ²D.Gajanan ²V.Gromov ²B.van Eijk ²R.Kluit ²A.Vitkovskiy ²T.Benka ²M.Havranek ²Z.Janoska ²M.Marcisovsky ²G.Neue ²L.Tomasek ²V.Kafka ²V.Vrbu ²E.Lopez-Morillo ²F.R.Palomo ²F.Muñoz ²I.Vila ²E.M.S.Jiménez ²D.Abbaneo ²J.Christiansen ²S.Orfanelli ²L.M.Jara Casas ²E.Conti ²S.Bell ²M.L.Prydderch ²S.Thomas ²D.C.Christian ²G.Deptuch ²F.Fahim ²J.Hoff ²R.Lipton ²L.Liu ²G.Zimmerman ²S.Miryala ²M.Garcia-Sciveres ²D.Gnani ²A.Krieger ²K.Papadopoulos ²T.Heim ²R.Carney ²N.Marchion ²C.Renteira ²V.Wallangen ²M.Hoeflerkamp ²S.Seidel ²Aix Marseille Université, CNRS/IN2P3, CPPM, Marseille, France ²Laboratoire de Physique Nucléaire et de Hautes Energies (LPNHE) Paris, France ²Laboratoire de Physique Subatomique et de Cosmologie (LPSC), Grenoble, France ²Laboratoire d’Annecy-le-Vieux, France ²Rheinische Friedrich-Wilhelms-Universität Bonn Physikalisches Institut, Bonn, Germany ²Fachhochschule Dortmund, Germany ²Politecnico di Bari, Bari, Italy ²INFN Sezione di Bari, Bari, Italy ²INFN Sezione di Milano and Università degli Studi di Milano, Milano, Italy ²INFN Sezione di Padova and Università di Padova, Padova, Italy ²INFN Sezione di Perugia, Perugia, Italy ²INFN Sezione di Perugia and Department of Engineering, Università di Perugia, Italy ²INFN Sezione di Torino, Torino, Italy ²National Institute for Subatomic Physics (NIKHEF), Amsterdam Netherlands ²Faculty of Natural Sciences and Physical Engineering of the Czech Technical University (FNSPE-CTU) ²Institute of Physics of the Academy of Sciences of the Czech Republic (IP-ASCR) ²Instituto de Física de Cantabria (IFCA, CSIC-UC), Santander, Spain ²Electronic Engineering Dept, School of Engineering, Sevilla University, Spain ²European Organization for Nuclear Research (CERN), Geneva, Switzerland ²Science and Technology Facilities Council, Rutherford Appleton Laboratory, Chilton, Didcot, United Kingdom ²Fermi National Accelerator Laboratory (FNAL) Batavia, USA ²Lawrence Berkeley National Laboratory (LBNL), Berkeley, USA ²University of New Mexico (UNM), Albuquerque, USA

© Copyright owned by the author(s) under the terms of the Creative Commons Attribution-NonCommercial-NoDerivatives 4.0 International License (CC BY-NC-ND 4.0).
1. Introduction

In 2026 the High Luminosity Large Hadron Collider (HL-LHC) will start its operation. From the point of view of the experiments, it will represent a new challenge, notably for the inner tracking systems. Considering the innermost layer, unprecedented level of radiation will be reached (1 Grad in 10 years) together with very high hit rates (around $3 \text{GHz/cm}^2$) and readout speeds. These specifications require the design of a new readout chip for the inner tracker silicon pixel detector. For this purpose, the RD53 Collaboration [1] has been established at CERN. A 65nm CMOS technology has been chosen for the design and has been extensively qualified with radiation campaign within the Collaboration, also using dedicated prototypes like the DRAD chip [2]. The final goal of RD53 is the design of a full size pixel chip for the readout of the silicon pixel detectors of ATLAS and CMS. As an intermediate step, the RD53A chip, described in this paper, has been designed. Its purpose is to test the building blocks to be implemented in the final chip.

2. Chip floorplan

RD53A is a $20 \times 11.5 \text{ mm}^2$ chip, featuring a matrix of $400 \times 192$, $50 \times 50 \mu\text{m}^2$ pixels. As it has been conceived as a test chip, it contains design variations in order to characterize them in a large scale prototype. The chip features three flavors of analog front-ends, named synchronous, linear and differential FEs. Figure 1 shows how they are distributed across the matrix. In addition, two digital buffering architectures have been implemented. The Centralized Buffering Architecture (CBA), based on a centralized Time-over-Threshold (ToT) storage scheme, has been integrated with the synchronous FE. The Distributed Buffering Architecture (DBA), featuring a distributed ToT storage scheme, has been integrated with the linear and differential FEs.

Regarding a single pixel, around half of the area is dedicated to the analog front-end and half to the digital logic. The layout of the pixel is conceived so that a square of $2 \times 2$ pixels forms a so-called "analog island", in which the 4 analog FE cells are close together and surrounded by digital
Figure 2: Functional chip floorplan including the view of analog island concept on the right.

This concept is shown in figure 2. As far as the analog part is concerned, this choice allows to provide an optimized isolation from the digital domain, minimizing potential noise injections. 16 analog-islands are then arranged in a 8x8 pixels core, which is the fundamental matrix building block. This layout leads to an optimization of the digital part as well, as it allows a better sharing of logic and buffering reducing the area consumption. This floorplan has been used for all the three analog FEs and the two digital architectures.

As figure 2 shows, the chip periphery is also divided in an analog and a digital domain. The Analog Chip Bottom contains the building blocks required for a proper biasing of the pixel matrix, along with the blocks for voltage and current monitoring, temperature and radiation sensors, clock & data recovery circuit, power-on reset and readout serializers. The Digital Chip Bottom features the blocks concerning the control and readout interfaces. In particular, it contains the channel synchronizer and the command decoder, required to properly configure the pixel matrix. In addition, it features the event builder and the Aurora 64/66b output protocol implemented for the data readout. Lastly, the padframe includes also the Shunt-LDO developed for serial powering.

In addition, a UVM-based simulation and verification environment, named VEPIX53, has been developed within the collaboration [3]. This tool, containing automated verification features, has allowed to perform an extensive comparison between the DBA and CBA architectures and mixed signal tests between analog and digital building blocks.

2.1 Analog Front-Ends

All the three analog FEs included in the chip have been extensively characterized using small prototypes also after irradiation. Notably, the synchronous and linear FE have been included in the CHIPIX65 demonstrator chip and the differential FE in the FE65-P2 chip. Some results regarding the characterization of these prototypes can be found at [4], [5] and [6].

The synchronous FE contains a single stage Charge Sensitive Amplifier (CSA) based on a telescopic cascode scheme. It features a Krummenacher feedback network that provides the sensor leakage current compensation and a linear discharge of the feedback capacitor for ToT computa-
tion. The CSA is AC coupled to a synchronous discriminator, which in normal operation performs the comparison at 40 MHz, corresponding to the bunch-crossing frequency foreseen at HL-LHC. The channel-to-channel threshold dispersion compensation is performed using the capacitors-based autozeroing technique. As a result, no local trimming DAC is needed. In addition, the discriminator can be turned into a local oscillator with selectable frequency, allowing an increase of the ToT computing rate.

The linear FE features a single stage preamplifier based on a folded cascode scheme. It contains as well a Krummenacher feedback scheme for leakage current compensation and linear ToT computation. The first stage is then connected to a high-speed, low power current asynchronous comparator. It performs, together with a ToT counter, the time-to-digital conversion. The threshold dispersion compensation is addressed by means of a local 4-bit binary weighted current DAC.

The differential FE features a 2-stage comparator and a CSA whose input is used as a reference for the comparator’s first stage, referred to as the pre-comparator. The CSA contains a constant-current mirror feedback with selectable gain making use of different feedback capacitors. Threshold local tuning is carried out by exploiting one 4-bit resistor ladder in each pre-comparator branch. The pre-comparator stage is followed by a classical continuous time comparator stage with output connected to the digital pixel region through logic gates. The pseudo-differential design reduces variation due to mismatch and provides improved rejection of power supply and digital activity noise.

The three analog FEs share the same injection circuit. It allows local generation of analog test pulses starting from 2 defined DC voltages, distributed to all pixels, and a third level, corresponding to a local analog ground. It has been designed to allow two operation modes, which make it possible to generate two consecutive signals of the same polarity or to inject different charges in neighboring pixels at the same time.

3. Chip characterization

In order to characterize the RD53A chip two test systems, BDAQ53 and YARR, have been developed within the collaboration. A large amount of chips (around 300) have been already wire-bonded to Single Chip Cards (SCC) for testing. The characterization of the chip includes X-ray irradiation campaign and test with sensors. The analog and digital operation of the chip has been tested in detail. First tests have shown that the chip works without any major issue and it is possible to correctly configure it. Regarding the analog FEs, the main functionalities have been tested using the S-curve technique. In figure 3 the S-curves taken enabling all the synchronous FE pixels are shown, but similar results have been obtained for the other two designs as well. Figure 4 shows the resulting threshold histogram. Testing with bare chips has shown that the three designs are fully functional and can be operated with stable threshold significantly smaller than 1000 electrons and noise well below 100 electrons, complying with the specifications. X-ray radiation qualification and tests with sensors are ongoing.

4. Final chips implementation

In parallel with the RD53A characterization, the development of the final production chips
has been already started. Two separate chips, one for ATLAS and one for CMS, are envisaged but they will share most of the RD53A-based building blocks. The final chips will contain upgraded versions of building blocks needing improvements together with additional features there were not exploited in RD53A. Among them, a specific biasing scheme for edge pixels and Single-Event-Upset (SEU) hardening will be implemented.

5. Conclusions

The RD53A demonstrator is a large scale prototype intended to be an intermediate step towards the final implementation of the readout chips for the silicon pixel detectors of ATLAS and CMS. An extensive characterization campaign is ongoing. Early results show that the chip works without issues and the all the three analog FEs are showing good results compliant with specifications. In parallel, the development of the final production chip is already ongoing.

References

[5] L. Pacher et al., Results from CHIPPIX-FE0, a Small-Scale Prototype of a New Generation Pixel Readout ASIC in 65 nm CMOS for HL-LHC, Proceedings of Science PoS (TWEPP-17) 024