

# The LHCb VELO Upgrade

# Deepanwita Dutta\*\*

University of Manchester, UK E-mail: deepanwita.dutta@cern.ch

> The LHCb experiment is a forward spectrometer experiment located at CERN, dedicated primarily to study CP violation and rare decays of beauty and charmed hadrons. The LHCb experiment will be upgraded during the current shutdown (2019-2020) to a trigger-less system reading out data at 40 MHz event rate. To cope with the higher data rates and increased occupancy, the LHCb sub-detectors including the VErtex LOcator (VELO) need to be upgraded. The VELO is a Si microstrip detector that surrounds the interaction region and performs highly precise track and vertex reconstruction. The microstrip sensors in VELO will be replaced by hybrid pixel sensors having  $55 \times 55 \ \mu m^2$  pixels, that are bump-bonded to VeloPix ASICs. Module will be cooled by circulating evaporative CO<sub>2</sub> coolant through microchannels etched in the Si substrate that provides mechanical support to the module components. The detector modules will be separated from the beam vacuum by 250  $\mu m$  thick RF foil. Electrically working module prototypes have been built and rigorously tested at the assembly sites and at CERN SPS testbeam. This paper discusses the module components and design, electronic architecture, recent results and the current status of the VELO upgrade.

The 27th International Workshop on Vertex Detectors - VERTEX2018 22-26 October 2018 MGM Beach Resorts, Muttukadu, Chennai, India

\*Speaker. <sup>†</sup>On Behalf of the LHCb Collaboration

© Copyright owned by the author(s) under the terms of the Creative Commons Attribution-NonCommercial-NoDerivatives 4.0 International License (CC BY-NC-ND 4.0).

# 1. Introduction

LHCb [1] (Figure 1) is an experiment that was designed to discover new physics through precise measurements of CP violation and rare decays of B and D mesons. It consists of various sub-detectors for charged and neutral particle detection. LHCb has been operational since 2009 and has been taking data from p-p collisions at an instantaneous luminosity of  $4 \times 10^{32}$  cm<sup>-2</sup>sec<sup>-1</sup>. Till the end of LHC Run-2, it has accumulated about 9.6 fb<sup>-1</sup> data. Its physics program has been highly successful. Still, many crucial analysis are statistically limited where the theoretical uncertainties are much smaller than the current experimental precision. The experiment is being upgraded to boost the luminosity to  $2 \times 10^{33}$  cm<sup>-2</sup>sec<sup>-1</sup> and to collect upto 50 *fb*<sup>-1</sup> data by the end of Run-4(in 2029). This will increase the analysis precision and may also help to constrain various new physics models. The hardware trigger will be replaced by a fully efficient software trigger having 40 MHz readout rate. Operating the detector at 40 MHz readout requires major upgrade in the LHCb sub-detectors and the detector readout system.



Figure 1: The LHCb detector. ©CERN.

# 2. The Current VELO

The VErtex LOcator (VELO) [2] (shown in Figure 2) is the innermost sub-detector of LHCb. It consists of 42 modules consisting of semicircular Si microstrip detectors (300 microns thick,  $n^+$  on n) arranged perpendicular to the beam along a length of ~1m. The modules are placed in two retractable halves inside the LHC beam pipe separated from the beam vacuum by 300  $\mu$ m thick RF foil. Its corrugated shape allows overlap between the 2 detector halves in stable beam position and also reduces the material traversed by the particles. The active Si lies just 8.2 mm away from the LHC beam. Each module consists of a single sided radial (R) and an azimuthal angle ( $\phi$ ) measuring sensor mounted back-to-back on either side of a thermally conductive substrate. Each module thus

records a single R- $\phi$  space point. The sensors have a variable pitch. Evaporative CO<sub>2</sub> coolant circulates through stainless steel pipes that are embedded within the cooling blocks clamped to the base of the substrate. Data from the sensors are read out via the Beetle ASICs [3], which are then transmitted via analogue links to the repeater boards (through the vacuum feedthorough). Data is then transmitted via 60m long differential link to the off-detector FPGA based readout board (TELL1) [4]. Pedestral subtraction, common mode corrections and cluster finding are all performed on TELL1. The channel noise varies with strip pitch. Signal/noise ratio of ~18-22 is maintained across all modules. The track finding efficiency of the current VELO is above 98 % and the impact parameter resolution is less than 35 microns for particles having transverse momentum > 1 GeV/c. More information about current VELO performance is available in [5].



Figure 2: 3D CAD model of the current VELO [7]. The beam passes through the centre.

# 3. The VELO Upgrade

The VELO requires a significant change to sustain the rigorous experimental challenges due to the increased luminosity and readout rate. The microstrip sensors will be replaced 200  $\mu$ m thick pixel sensors bump-bonded to 3 VeloPix ASICs [6], each having dimensions  $\sim 16 \times 14$  mm<sup>2</sup>. The sensors were chosen on the basis of testbeam studies reported in [7, 8]. The upgrade module (shown in Figure 3) consists of a 500  $\mu$ m thick Si microchannel substrate supported by carbonfibre legs and midplate.  $CO_2$  coolant will be circulated through the microchannels to cool down the modules. Cooling pipes will route the  $CO_2$  coolant to and from the cooling connector that is soldered to the substrate. The microchannel substrate also provides mechanical support to the different components. Two bump-bonded sensors are attached on either side of the substrate in an L shaped geometry with a slight overlap between them. Kapton hybrids consisting of discrete electronics and the GBTx chip [9] for control, power, bias and readout are also glued to the module. The z position of the modules were optimised based on simulation studies [10] that uses the criteria that 99% tracks should pass through at least 4 active sensors. The detector will consist of 52 modules positioned much closer to the beam (at R=5.1mm) and enclosed within a thinner (250  $\mu$ m) RF foil. The design and thickness of RF foil was optimised for the upgrade. The module needs to be strong enough to withstand the mechanical stress, high pressure, sudden thermal shocks and

repeated thermal cycling expected during its transport and operation. Various pressure tests were done before finalizing the micro-channel technology. The distortions due to thermal cycling should be within acceptable limits. Simulation studies and tests confirm this. Table 1 lists the major changes for the upgrade. Simulations for the VELO upgrade using the nominal upgrade luminosity  $(2 \times 10^{33} \ cm^{-2} sec^{-1})$  estimate that the tracking efficiency will be much higher in the upgrade compared to the current VELO. The IP resolution will also be significantly improved, particularly for tracks with low transverse momentum. The findings are summarised in [11].



Figure 3: VELO Upgrade Module (HV cables not shown).

Feature	Current VELO	VELO Upgrade
Sensor	R and $\phi$ strips	pixels
	300 $\mu m$ thick	200 $\mu m$ thick
	$0.22 \ m^2$	$0.12 m^2$
	$\sim 0.2 \text{ M}$	41 M
	Semicircular	L shaped geometry
Distance from beam	8.2 mm	5.1 mm
Maximum Fluence	$5.2 \times 10^{14}$ 1 MeV neq $cm^2$	$8 \times 10^{15}$ 1 MeV neq $cm^2$
HV Tolerance	500 V	1000 V
No. of modules	42	52
ASIC readout rate	1 MHz	40 MHz
Total data rate	$\sim \! 150 \text{ Gb/sec}$	2.8 Tb/sec
Power consumption	$\sim 16.5$ W/module	$\sim 28$ W/module
Operating temperature	$< -10^{\circ}\mathrm{C}$	$< -20^{\circ}\mathrm{C}$
RF foil thickness	300 µm	250 µm

**Table 1:** The Changes in the upgrade.

#### 3.1 Silicon Sensors

For the upgrade, 200  $\mu m$  thick Hamamatsu n-on-p Si pixel sensors were chosen. The sensors having an active area of 42.57 × 14.08 mm<sup>2</sup> will be bump-bonded to 3 readout ASICs. The size of the sensor pixels matches with the ASIC pixels (55 × 55  $\mu m^2$ ) except in the gaps between the ASICs (where the pixels are elongated). A series of beamtests [7, 8] were done at CERN SPS testbeam using Timepix3 telescope [12] to select the sensor on the basis of sensor technology, dopant type, thickness, edge distances, guard ring designs, implant size and the readout electronics. Prototype pixel sensors from two vendors (Hamamatsu and Micron) were tested upto full fluence irradiation (8 × 10<sup>15</sup> MeV neq/cm<sup>2</sup>). Testbeam results shows that the irradiated sensors satisfy the desired charge collection criteria, can function with a bias voltage of upto 1000 V and still retain a hit efficiency of 99%. Results and plots are presented in [7, 8].

#### 3.2 Cooling

The increased luminosity and the close proximity of the sensors to the beam will lead to an increase in the hit occupancy in the sensor and a greater power consumption in the front-end ASICs necessitating a highly efficient cooling. The part of the Si sensors close to the beam is most vulnerable to radiation damage. The coolant and the cooling structure should consist of minimal material. Further, it must be able to maintain all regions of Si sensors below -20 °C and dissipate anticipated 28 W power, throughout the lifetime of the experiment to minimize the chances of thermal runaway. The microchannel technology and Si substrate is chosen after dedicated studies reported in [13]. Modules will be cooled by circulating evaporative CO<sub>2</sub> through miniature channels etched within the Si substrate [13]. The  $CO_2$  connector with the welded pipes are soldered to the microchannel substrate. The inlet fans out to a series of parallel microchannels which routes the coolant directly under the site of the heat sources (the GBTx chip and the VeloPix ASICs) to minimise the temperature gradient across the module. The microchannels form a restriction region of higher pressure near the inlet, followed by a transition region where the channels widen from 60  $\mu$ m  $\times$  60  $\mu$ m to  $120 \ \mu m \times 120 \ \mu m$  stimulating boiling of the CO<sub>2</sub>. These restrictions are essential to equalise the flow and to prevent coupling between the channels. The expected pressure drop over the substrate is  $\sim$ 5 bar. The microchannel layout is optimised in terms of structural integrity, cooling and pressure performance requirements. Microchannel substrate assemblies are quality assured by simulteneous thermal cycles and pressure tests upto 186 bar.

## 3.3 RF Foil

The RF foil shields the front-end electronics from RF frequency pick-up due to beam currents and the beam from module outgassing. The foil will be milled from a  $AlMg_3$  block with its thickness aimed to be 250  $\mu m$ . It is aimed to place the foil as close to the beam as possible so as to enable closer placement of the sensors. The foil is expected to be able to withstand radiation doses of up to 1000 MRad. The shape and thickness of the RF foil is changed substantially to accomodate the upgraded sensors. The first RF box prototype has been milled with a mechanical positioning accuracy < 100 microns and thickness uniformity of 100 microns.

### 3.4 VELO Electronics Architecture

The higher luminosity and closer proximity of the sensors to the beam will lead to higher hit occupancy in the sensors. The innermost ASIC will see an average 8.5 tracks per bunch crossing at the nominal upgrade luminosity. The VeloPix readout chips [6] (based on TimePix3 [14]) used for the upgrade has a binary, data driven readout. It consists of a  $256 \times 256$  pixels having pixel dimensions  $55 \times 55 \ \mu m^2$  to match the sensor. The binary hit information will be time stamped, addressed and will be read-out as super-pixel (SP) packets (group of  $2 \times 4$  pixels) to reduce the output bandwidth by  $\sim 30 \%$  over standard pixel readout. Each time a pixel within the SP packet records a signal above the threshold, a hit packet will be generated and propagated along the column shift register to the end of column logic. The hit packet will contain the address, the hit pattern and the bunch ID information of the super-pixel. The readout will vary as a function of SP hit position. Hits closer to the beam will take longer to reach the end-of-column readout logic. Further, the hits will be disordered in time. Figure 4 shows the block diagram of VeloPix.



Figure 4: VeloPix ASIC Architecture. [6]

The ASICs will be wirebonded to the front-end hybrids. The hit packets from all columns will be collected and serialised into four high speed serial links running at 5.12 Gbit/sec. The data will pass through the vacuum feedthrough to the OPB board which will convert the electrical signals to optical signals and will send them to the PCIe40 board [15]. The PCIe40 board is a generic readout board for the LHCb upgrade. Its firmware is described in [17]. The GBTx hybrid will provide clock, control and configuration information to the VeloPix ASICs and will also read back monitoring information from the ASICs. The electrical links and power cables are designed to be flexible enough to absorb the stress due to motion of the module halves during each LHC fill. The



complete electronic chain is shown in Figure 5.

Figure 5: Prototype Readout Chain at CERN SPS Testbeam. [18].

#### 3.5 Current Status

Production grade modules are being assembled and tested at both the assembly sites (Nikhef and University of Manchester). Highly precise jigs ( $\sim$  few tens of microns) are machined for module assembly. Tiles, hybrids and all electronic components are checked for flatness, residue, damage, bad solder quality, etc. Planarity of the substrate and the position of tiles and hybrids are measured with the smartscope. Small non-uniformities in the substrate ( $\sim$  20-30 microns) will be accomodated within the glue layers. The alignent precisions of tiles and hybrids are measured to be around or within the desired  $\sim$ 20 microns and  $\sim$ 100 microns respectively. Wirebonds were optimized by pull testing on dummy and prototype modules. The bond strength measured on the sacrificial bonds averages well above the desired 5g pull force.

For electrical and thermal tests, the fully assembled module (with the full readout chain and cabling) is placed in a tank and the tank evacuated to  $< 10^{-3}$  mbar pressure. The module is then cooled down to  $-30^{\circ}$ C by circulating CO<sub>2</sub> through the microchannels. Communication between the readout ASICs and the MiniDAQ directly and via GWT is checked by sending test pulses and random binary sequence (PRBS). ECS lines are tested using equalization and noise scans. TFC is tested using TFC signals. Quality of the sensors and ASICs are checked by measuring the IV curves, noise maps and threshold scans. Thermal performance of the module is tested using bandgap measurements. The module is thermal cycled (from  $-30^{\circ}$ C to  $+20^{\circ}$ C and back) several (10) times and the wire-bonds pull-checked thereafter to ensure that the connections are good enough for long term module operation. Distortions in the module induced due to temperature variations is monitored with the displacement sensors connected to the test frame. The hybrid temperature and voltages on the sensors and ASICs were monitored during the tests. The modules must satisfy the desired electrical criteria for qualification. Three electrically working prototype modules were arranged linearly and placed perpendicular to 120 GeV pion beam at CERN SPS testbeam [18] and data is recorded. This allowed a complete test of the DAQ and the software chain with real data.

Figure 6 shows the beam hitmap in an ASIC lying on the first module layer. The beam spot can be clearly seen in the ASIC. Few (5) production grade modules have been assembled, tested and electrically qualified at the assembly sites as of August 2019. Full set of (52) modules are expected to be assembled by April 2020.



Figure 6: Beam hitmap on an ASIC lying on the first module layer at the testbeam.

# 4. Summary and Conclusions

The VELO will undergo significant improvement to operate at the high luminosity environment during Run-3. The upgraded VELO will be commissioned during the current shutdown LS2. The assembly and testing of prototype modules is currently ongoing and is progressing well. Electrically working prototype modules were successfully tested at CERN testbeam. Few production grade modules were assembled and qualified for commisioning. Sufficient production-grade modules are expected to be assembled by April 2020 to start commisioning.

# 5. Acknowledgements

Thanks to STFC of UK, University of Manchester, CERN and the associated institutes of LHCb.

## References

- [1] The LHCb Collaboration, The LHCb Detector at the LHC, JINST 3 (2008) S08005.
- [2] The LHCb Collaboration, LHCb VELO Technical Design Report, CERN/LHCC-2001-011 (2001).
- [3] L. Lochner and M. Schmelling, *The Beetle Reference Manual chip version 1.3, 1.4 and 1.5*, LHCb 2005-105 (2006).
- [4] G. Haefeli et. al., *The LHCb DAQ interface board TELL1*, Nucl. Instrum. Meth. A 560 (2006) 494-502.
- [5] R. Aaij et. al., Performance of the LHCb Vertex Locator, JINST 9 (2014) C09007.
- [6] T. Poikela et. al., The VeloPix ASIC, JINST 12 (2017), C01070.
- [7] P. R. Perez, The LHCb VELO upgrade, JINST 7 (2012) C12008.

- [8] E. Buchanan, The LHCb Vertex Locator (VELO) Pixel Detector upgrade, JINST 12 (2017) C01013.
- [9] P. Moreira, J. Christiansen, K. Wyllie, *GBTx Manual*, https://espace.cern.ch/GBT-Project/GBTX/Manuals/gbtxManual.pdf.
- [10] T. Bird et. al., VELO upgrade studies and layout optimizations, LHCb-INT-2014-044 (2015).
- [11] The LHCb Collaboration, LHCb VELO Upgrade Technical Design Report, CERN/LHCC-2013-021 (2013).
- [12] K. Akiba et. al., *The Timepix Telescope for High Performance Particle Tracking*, Nucl. Instrum. Meth. A **723** (2013) 47-54.
- [13] A. Nomerotski et. al., Evaporative CO<sub>2</sub> cooling using microchannels etched in future LHCb vertex detector, JINST 8 (2013) P04004.
- [14] The LHCb Collaboration, *Timepix, a 65k programmable pixel readout chip for arrival time, energy and/or photon counting measurements*, Nucl. Instrum. Meth. A **581** (2007) 485-494
- [15] M. Bellato et. al., A PCIe Gen3 based readout for the LHCb upgrade, Journal of Physics: Conf. Series, 513 (2014), no. 1, 012023.
- [16] P. Moreira et. al., The GBT Project, http://cds.cern.ch/record/1235836.
- [17] K. Hennessy, LHCb VELO Upgrade, Nucl. Instrum. Meth. A 845 (2017) 97-100.
- [18] K. De Bruyn, VeloPix Readout and ASIC, Talk at International Workshop On Pixel Detectors for Particles and Imaging (PIXEL 2018).