PoS - Proceedings of Science
Volume 363 - 37th International Symposium on Lattice Field Theory (LATTICE2019) - Main session
Lattice QCD on a novel vector architecture
B. Huth, N. Meyer, T. Wettig*
*corresponding author
Full text: pdf
Pre-published on: January 31, 2020
Published on: August 27, 2020
Abstract
The SX-Aurora TSUBASA PCIe accelerator card is the newest model of NEC's SX architecture family. Its multi-core vector processor features a vector length of 16 kbits and interfaces with up to 48 GB of HBM2 memory in the current models, available since 2018. The compute performance is up to 2.45 TFlop/s peak in double precision, and the memory throughput is up to 1.2 TB/s peak. New models with improved performance characteristics are announced for the near future. In this contribution we discuss key aspects of the SX-Aurora and describe how we enabled the architecture in the Grid Lattice QCD framework.

DOI: https://doi.org/10.22323/1.363.0017
How to cite

Metadata are provided both in "article" format (very similar to INSPIRE) as this helps creating very compact bibliographies which can be beneficial to authors and readers, and in "proceeding" format which is more detailed and complete.

Open Access
Creative Commons LicenseCopyright owned by the author(s) under the term of the Creative Commons Attribution-NonCommercial-NoDerivatives 4.0 International License.