A Monitoring 12-bits Fully Differential Second Order Incremental Delta Sigma Converter ADC for TimePIx4
March 06, 2020
April 21, 2020
This paper presents a 12-bits second-order incremental sigma delta converter for TimePix4
fabricated in a 65nm CMOS process. It does not need calibration and is robust to process
variations because most of the signal processing is performed in the digital domain. It provides a
maximum conversion rate of 1kSample/s, enough for monitoring the internal signals of the chip,
consuming only 8μW. Simulations show a SNR of 84.9dB operating in free-running mode.
How to cite
Metadata are provided both in "article" format (very similar to INSPIRE) as this helps creating
very compact bibliographies which can be beneficial to authors and
readers, and in "proceeding" format
which is more detailed and complete.