This paper presents a 12-bits second-order incremental sigma delta converter for TimePix4
fabricated in a 65nm CMOS process. It does not need calibration and is robust to process
variations because most of the signal processing is performed in the digital domain. It provides a
maximum conversion rate of 1kSample/s, enough for monitoring the internal signals of the chip,
consuming only 8μW. Simulations show a SNR of 84.9dB operating in free-running mode.
A Monitoring 12-bits Fully Differential Second Order Incremental Delta Sigma Converter ADC for TimePIx4
Full text:
pdf
Pre-published on:
March 06, 2020
Published on:
April 21, 2020
Abstract
DOI: https://doi.org/10.22323/1.370.0018
How to cite
Metadata are provided both in "article" format (very similar to INSPIRE) as this helps creating very compact bibliographies which can be beneficial to authors and readers, and in "proceeding" format which is more detailed and complete.
Open Access
Copyright owned by the author(s) under the term of the Creative Commons Attribution-NonCommercial-NoDerivatives 4.0 International License.
Copyright owned by the author(s) under the term of the Creative Commons Attribution-NonCommercial-NoDerivatives 4.0 International License.