Main Image
Volume 370 - Topical Workshop on Electronics for Particle Physics (TWEPP2019) - Programmable Logic, Design Tools and Methods
Multi-channel time-tagging module for fast-timing Resistive Plate Chamber detectors
X. Chen,* C. Combaret, C. Girerd, C. Guerin, I. Laktineh, X. Lin-Ma, L. Mirabito, G.n. Lu
*corresponding author
Full text: pdf
Pre-published on: 2020 March 06
Published on:
A multi-channel time-tagging module is proposed for fast timing resistive plate chamber (RPC) detectors. It has been designed and implemented in a low-end and low-power cyclone V FPGA. Each channel mainly consists of a time-to-digital converter (TDC) in tapped-delay-line (TDL) architecture. The TDC has three main building blocks: tapped delay line (with registers and a AND logic), fine timestamp converter, and coarse timestamp generator. Several data processing techniques, including prior signal reshaping and noise-immune processing, have been adopted to minimize noise effects. The module has successfully been tested in all-channel simultaneous operation conditions, with 11 ps to 20 ps time resolution and full event-detecting efficiency for all the channels.
Open Access
Creative Commons LicenseCopyright owned by the author(s) under the term of the Creative Commons Attribution-NonCommercial-NoDerivatives 4.0 International License.