Volume 414 - 41st International Conference on High Energy physics (ICHEP2022) - Computing and Data Handling
J. Cruz-Martinez*, S. Carrazza and G. Palazzo
Full text: pdf
Pre-published on: November 13, 2022
Published on:
Abstract
In this proceedings we demonstrate some advantages of a top-bottom approach in the development of hardware-accelerated code.
We start with an autogenerated hardware-agnostic Monte Carlo generator, which is parallelized in the event axis. This allow us to take advantage of the parallelizable nature of Monte Carlo integrals even if we don't have control of the hardware in which the computation will run (i.e., an external cluster).
The generic nature of such an implementation can introduce spurious bottlenecks or overheads.
Fortunately, said bottlenecks are usually restricted to a subset of operations and not to the whole vectorized program. By identifying the more critical parts of the calculation one can get very efficient code and at the same time minimize the amount of hardware-specific code that needs to be written. We show benchmarks demonstrating how simply reducing the memory footprint of the calculation can increase the performance of a $2 \to 4$ process.
DOI: https://doi.org/10.22323/1.414.0207
How to cite

Metadata are provided both in "article" format (very similar to INSPIRE) as this helps creating very compact bibliographies which can be beneficial to authors and readers, and in "proceeding" format which is more detailed and complete.

Open Access