Main Image


Results of FE65-P2 Pixel Readout Test Chip for High Luminosity LHC Upgrades

R. Carney, K. Dunne, M. Garcia-sciveres, D. Gnani, T. Heim, T. Hemperek, H. Krueger, A. Mekkaoui, V. Wallangen

in 38th International Conference on High Energy Physics

Contribution: pdf


A pixel readout test chip called FE65-P2 has been fabricated on 65 nm CMOS technology. FE65-P2 contains a matrix of 64 x 64 pixels on 50 micron by 50 micron pitch, designed to read out a bump bonded sensor. The goals of FE65-P2 are to demonstrate excellent analog performance isolated from digital activity well enough to achieve 500 electron stable threshold, be radiation hard to at least 500 Mrad, and prove the novel concept of isolated analog front ends embedded in a flat digital design, dubbed “analog islands in a digital sea”. Experience from FE65-P2 and hybrid assemblies will be applied to the design for a large format readout chip, called RD53A, to be produced in a wafer run in early 2017 by the RD53 collaboration. We review the case for 65 nm technology and report on threshold stability test results for the FE65-P2.