The readout system for the upcoming Run3 upgrade of the LHCb experiment at CERN is based
around a common readout board called PCIe40. By reconfiguring the onboard FPGA with dedicated firmware, this common board can be used to serve very different roles within the upgraded
LHCb experiment. A continuous integration pipeline was implemented in order to automatically
cross-validate the tight interaction between the different FPGA firmwares and the associated DAQ
and control software, all being actively developed in parallel. We present challenges and solutions
for applying this kind of practices, traditionally limited mainly to the field of software engineering,
also to hardware-in-the-loop validation of FPGA firmware and SCADA-based control systems.
An automated pipeline for continuous integration of FPGA firmware and software for the LHCb Run3 upgrade
Full text:
pdf
Pre-published on:
June 13, 2019
Published on:
July 25, 2019
Abstract
DOI: https://doi.org/10.22323/1.343.0069
How to cite
Metadata are provided both in "article" format (very similar to INSPIRE) as this helps creating very compact bibliographies which can be beneficial to authors and readers, and in "proceeding" format which is more detailed and complete.
Open Access
Copyright owned by the author(s) under the term of the Creative Commons Attribution-NonCommercial-NoDerivatives 4.0 International License.
Copyright owned by the author(s) under the term of the Creative Commons Attribution-NonCommercial-NoDerivatives 4.0 International License.