System level serial powering studies of RD53A chip
A. Pradas*, D. Koukola, S. Orfanelli, J. Christiansen, M. Karagounis and F. Arteche
Pre-published on:
May 27, 2019
Published on:
July 25, 2019
Abstract
Serial powering is the baseline choice for low mass power distribution for the CMS and ATLAS HL-LHC pixel detectors. The RD53A prototype chip (65 nm CMOS) integrates 2 shunt-LDO (SLDO) regulators that allow providing constant voltage to each power domain (analog and digital) within a serial power chain with constant current. This paper presents a detailed analysis based on simulations and measurements of the RD53A chip behavior at system level. SLDO performance and system transient behavior (start-up, load changes, parasitic components implications).
DOI: https://doi.org/10.22323/1.343.0147
How to cite
Metadata are provided both in "article" format (very similar to INSPIRE) as this helps creating
very compact bibliographies which can be beneficial to authors and
readers, and in "proceeding" format
which is more detailed and complete.